Introduction
As MOSFETs scale, lowering power consumption is an important concern. Reducing the off-state leakage and scaling the supply voltage (V DD ) are the key steps, which mean the steep subthreshold swing (SS) [1] . It has been reported that Tunnel FET (TFET) can obtain a subthreshold swing smaller than 60mV/dec [2] [3] . However, the steep subthreshold swing in the low current level and the small on-current limit its application in low power and high performance devices.
To improve carrier tunneling, getting a sharp lateral source doping profile in TFET is important [3] [4] . In this study, a Si n-i-p TFET fabricated by plasma implantation and laser annealing are investigated for improving carrier tunneling. Si n-i-p TFETs fabricated by plasma implantation and different annealing schemes, laser annealing (LA) and rapid thermal annealing (RTA), were also characterized and discussed
Device Simulation and Fabrication
To understand the relationship between lateral source doping and TFET performance, Si n-i-p TFET with different lateral n + doping profiles at source side are simulated. Fig. 1 (a) shows the simulated structure of Si n-i-p TFET. Device simulation uses ISE-TCADs DESSIS [5] device simulator. Fig. 1 (b) presents the band diagrams of Si n-i-p TFETs with different lateral source doping profiles. The sharpest lateral doping profile, the box profile, has the smallest tunneling distance and enhanced lateral electric field across the tunneling path. Fig. 2 illustrates parts of process flow of Si TFET with source pocket on the SOI substrate (T Si =50nm). After the definition of SiN dummy gate and p + drain implantation, the device was covered with half mask on the drain area for low energy n + (AsH 3 , 0 o , 2keV, 1e15cm -2 ) plasma implantation and deep source implantation. Subsequently, LTO was deposited and laser annealing with 350mJ/cm 2 was used to activate the dopant. Then device is finished at replaced gate stack with high k (Al 2 O 3 , EOT=3.5nm)/metal gate and standard backend process. 6 ) is 2 orders larger than TFET fabricated by RTA at V DS = -1.1V. This result is expected since TFET fabricated by LA has a sharper n + source doping profile than TFET fabricated by RTA. As the tunneling probability is an exponential function of the tunneling distance [6] , the small tunneling distance can induce more tunneling carriers. Fig. 4 shows the output characteristics of Si n-i-p TFETs fabricated by plasma implantation and different annealing methods. TFET fabricated by LA exhibits higher saturation currents than TFET fabricated by RTA. At linear region of I D -V D curve, TFET fabricated by RTA shows a significant voltage drop, which relates to the existence of tunneling resistance in the device [7] . However, there is no obvious voltage drop in TFET fabricated with LA, which means reduced tunneling resistance in the device. TFET fabricated by LA has sharper lateral doping profile than TFET fabricated by RTA. Fig. 5 shows the subthreshold characteristics of TFET fabricated by plasma implantation and LA at different temperatures. The small temperature-dependent subthreshold characteristics between 200 to 300K is due to trap-assisted tunneling. However, the temperature-dependent subthreshold characteristics become insignificant as the temperature is decreased below 200K. This proves the transport mechanism is dominated by band-to-band carrier tunneling. Table 1 shows different technologies used to obtain sharp lateral source doping profile in Si TFETs. Si TFET with plasma implantation and laser annealing can get enhanced on-current and steep average subthreshold swing across the same current range.
Results and Discussion

Conclusion
Si n-i-p tunnel FET with sharp lateral n + source doping profile at source side is fabricated by plasma implantation and laser annealing. This method can be effectively applied in current CMOS technology for the low power devices. d e d A b s t r a c t s o f t h e 2 0 1 2 I n t e r n a t i o n a l C o n f e r e n c e o n S o l i d S t a t e D e v i c e s a n d M a t e r i a l s , K y o t o , 2 0 1 2 , p p 7 0 -7 
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